

しかし、かかる口は既に述べてある。ダートロ
化口とセラロムの組合せをマスターとして挙げた
ロスフィールドが化口26回でKを逃されるので
フィーハードが化口2上のタビル組合せよりなる即
ち7回下はあくまでも示すようKオーバーヘン
ダ16,16の組合せとなる。すると、たとえばロ
全体口14は(8)で示すようK17の部分で口を
生じる事をかる。このことを口2,9回で見
出す。

第2回61C示すようDゲートロ化口4をより
一ノードロ化口2上のタロ凸凹段よりなる凹口
アオーバーハンプト16、16のオイドユットン
テロは既とんど同じであるが、ロを左内はゲート
ロ化口4の部分ではシリコン凸底1が外ロ化口4す
るストップバーとなり、ゲートロ化口4以上に外
ロされないが、フィールドロ化口2は、ゲートロ
化口4より内くまで露出される。その枝露出化
した状ロを第2回62C示す。ゲートロ化口4部分
ではシリコン凸底1と外ロアの内方から枝露出
部で表し、Y/2之上のロ化口4が枝出しし、オ

以下、本発明の実用例を図4図にしたがつて説明する。

ます。一過性膜、例えば $\text{P口半透膜} \times 21$ 上
KCl代波 Kより一過性膜化粧波 $\times 22$ を介し
て 6000\AA に通し、さら K口 透過波相 Kに対して
二過性膜化粧波 $\times 23$ を CVDEK より 600\AA に
通し、2回目とする。オートレジストにて所定
のパターンを形成した後、K口二過性膜化粧波と白
化粧波との透過波が同じく通じる状態、K口と水の
透過波が 0.65% の水を 80°C で通す
る。透過波が通じるまで、この2回目を繰り返
しても膜化粧波 $\times 23$ のオーバーハングは生
じない。

つとKは日本丸より出向したのが24Kゲート化比26を1000Åと出し、さらK全四K一日Kは40K日本丸は900Kを26を4000Åと成する由。こうしたのち、油圧の日本丸は積みでタコ凸溝26を所定のパターンに作成しゲートロング27、細の区段28とする由。風つい

一ページタ 16 はなくなる。しかし、フィード
ロード 2 上に付するロード 2' とロード 2 が
合て、ハゼンとして、オーバーハング 16' が存在
し、かつ、内壁上にゲートロード 2 上の凹部よ
り大きくなる。さら K C V D まで二回曲がる口を
内壁もとの段差がロクされない。こうしてオー
バーハング 16' が存在する現状 K アルミニウム口
の立口部分 14 は立口立口によって大きく変形され
ば、立脚がオーバーハングの部分 K に当り、立
脚部分 14 はオーバーハング 16' から立脚が伸び
たり、17 の反対で底 3 部 K 示すようにバーン
由か改くなったり底面を生じるという欠点があ
る。

そこで、本邦では既久く歴史を有し、フィールドロ化口とタウトロ化口の間に分分の差異が判明した。二つの化口は互に似てゐるが、その大きさは、第一の化口を基準として、第一の化口の大きさを100%とすると、第二の化口は約85%である。かつて子犬の化口を測定するには、手の甲の裏側の幅を用いていたが、現在は、子犬の化口の大きさを直接測定するものである。

でタロウが最初よりいたる日は 27、次日 28 を
スタートとして、ゲート田代日 28 を口ひ分口ひ口で
立会する。このとき又 1 階の万葉と月なり、ズイー
ルド田代日 22 上より田代日 23 を口ひ立てる
ため、田代日 23 は口ひ分口ひ口で行んどん
ど立会を九かい。したがってフィールド田代日 22
上のタロウが次日 23 の日は 28 は、ゲート田代
日 26 を立会し立会日 21 を口出したがりも行んどん
ど立会せず内 4000Å でオーバーヘンダも生じない
つきに西口口吐氣を立会と反対の西口不規則口を
かばしてソース、ドレインを日 30、31 を立会
する。

しかるのち、凹口化をもとに CVD 法により
金属性一酸化物 Al_2O_3 を 3000\AA 被せし。
その位置にコンタクトの穴との孔を目的的開け
し、アセチルクロロの凹口を充てしてソース・ゲ
ート、ドレイン距離 $32, 33, 34$ 及び 10 μm
の金属性 36 を充てして(9)K示す MOS 電子部
品が作成である。

以上のように日本国内の口座方略によれば、フィ

一 ドロ化口上で タロウ が立つロロアサン
一 カットが生じないので、不規則な形のロロ
化口に近くてもよく、かつ、タロウの大きさがタ
キル角よりも近くてもロロを生じない。また
ゲートロ化口上で K は化粧カロを形成しないので
複合化口はゲート K が因する K 因子を生じない。
また表面工事と比較してもフォトエッチング工事
が均加せず、かつ同一マスクで複数 K 因子ができる
点の工場的色合の大変さのものである。

特許昭51-118352(3)
.... ゲート電圧、印加電圧、電流、電位.... ソース、
ドレイン電圧は、32.... 二酸化鉄タブ、32.
33、34.... ソース、ゲート、ドレイン電圧、
35.... 各印加電圧。


代瓦人の氏名 戸口士 五 月 日 分 60-1名

4. 亂世の日本文化


成1区(△～□)は成2のM08トランジスタの作成力を強調するための工凸印面図、成2区(△)は成1区(△)の工凸印の只因部大形面図、成3区(△)は成1区(△)にて凸化凹を形成した状態の凸面図、成3区(△)は成1区(△)の只因部大形面図、成4区(△～□)は不規則の一貫及内にかかるM08左半導体反応の凸面工数印面図である。

21 P 加半透体透性、22 二口化
丝虫、23 日化丝虫、26 一
口化虫、28 多田占尾虫、27, 28


四一




第 2 題



第 3 図 16





6. 前記以外の発明者および代理人

(1) 発明者

氏名 大阪府門真市大字門真1006番地
松下電器産業株式会社内

氏名 無

(2) 代理人

氏名 大阪府門真市大字門真1006番地
松下電器産業株式会社内
61521 井理士 楽野重孝

53-81

手続補正書

昭和 62 年 10 月 18 日

特許庁長官取扱印

1 事件の表示

昭和 60 年 特許第 43972 号

2 発明の名称

半導体製造の製造方法

3 補正をする者


特許出願人
 住 所 大阪府門真市大字門真 1006 番地
 名 称 (582) 松下電器産業株式会社
 代表者 山 下 傑 義

4 代理人 T 571

住 所 大阪府門真市大字門真 1006 番地
 松下電器産業株式会社内

氏名 (5971) 井理士 中尾 敏男
 (ほか 1名)

(登録先 電話(06)437-1121 特許分室)



5 補正の対象

(1) 明細書の特許請求の範囲の範囲

6 補正の内容

(1) 明細書の特許請求の範囲を別紙の通り補正いたします。

特許請求の範囲

一部電極半導体基板面に形成した二酸化硅素膜上に、この二酸化硅素膜に比し、反射率の小なる絶縁物質を丘頂して二丘頂を形成する工程と、この絶縁物質を丘頂して二丘頂を形成する工程と、前記半導体基板の一部を露出する工程と、前記半導体基板の露出部に絶縁膜を形成する工程と、この絶縁膜および二丘頂上に導電膜を被覆して該導電膜に前記導電膜を食刻する工程と、前記導電膜をマスクとして、前記絶縁膜を遮断的に食刻して前記絶縁膜を露出し、不純物を拡散する工程と、少くとも上記半導体基板および導電膜上に絶縁膜を形成した後、電極コンタクトのための孔を遮断的に穿孔食刻する工程と、金属膜を形成する工程とを備えたことを特徴とする半導体製造の製造方法。

Translation of
Pat. Laid-open Pub. No. 51-118392

1. Title of the Invention

METHOD FOR MANUFACTURING A SEMICONDUCTOR DEVICE

2. Scope of the Patent Claim

A method for manufacturing a semiconductor device, characterized by comprising: a step of forming a double layer by laying over a silicon dioxide film formed on a surface of a semiconductor substrate of one conductivity type an insulating material layer smaller in etching speed as compared with said silicon dioxide film; a step of exposing a portion of said semiconductor substrate by selectively photoetching said double layer; a step of forming an insulating film at an exposed portion of said semiconductor substrate; a step of depositing an electrically conductive film on said insulating film and said double layer and then selectively etching said electrically conductive film; a step of exposing said substrate by selectively etching said insulating film using said electrically conductive film as a mask and diffusing impurities; a step of forming an insulating film at least on said semiconductor substrate and said electrically conductive film and then selectively photoetching a hole for an electrode contact; and a step of forming a metal interconnection.

3. Detailed Description of the Invention

A conventional method for manufacturing a field effect type (hereinafter, simply referred to as MOS type) semiconductor device will be described with reference to Fig. 1.

On a semiconductor substrate 1 of one conductivity type, e.g., P type, is uniformly formed a field silicon oxide film 2 of approximately 7,000 Å by a thermal oxidation method (a), and then an opening is formed selectively by a common photoetching technique to have the substrate exposed (b). On the exposed substrate is formed a gate silicon oxide film 4 of 1,000 - 1,500 Å by a thermal oxidation method (c), and, furthermore, a polycrystalline silicon film 5 of approximately 4,000 Å is formed uniformly across the entire surface (d). Then, according to a common photoetching technique, the polycrystalline silicon film 5 is selectively removed to thereby form a gate electrode 6 (e). For example, 7 is a gate interconnection of another transistor. Then, using the electrode 6 and the interconnection 7 comprised of the remaining polycrystalline silicon film 5 as a mask, the gate silicon oxide film 4 is removed selectively by a buffered fluoric acid solution to thereby have the substrate exposed (f). Thereafter, an impurity layer opposite in polarity to the substrate is formed to thereby define source and drain regions 8 and 9.

After forming a silicon dioxide film 10 according to a

thermal oxidation method and CVD method, a contact hole between the substrate and the polycrystalline silicon film is formed and then an interconnection is defined by electrically conductive layers 11, 12, 13 and 14 of aluminum or the like, thereby constructing an MOS type semiconductor device.

However, according to such a manufacturing method, when etching the gate oxide film 4 using the polycrystalline silicon film 5 as a mask, the field oxide film 2 is etched at the same time, and, therefore, overhangs 15 and 16 are formed as shown in Fig. 1(f) at locations immediately below the interconnection 7 comprised of a polycrystalline silicon film on the field oxide film 2. As a result, for example, as shown in (g), the electrically conductive metal layer 14 may be disconnected at a portion 17. This will be further described with reference to Figs. 2 and 3.

As shown in Fig. 2(a), the amount x of side etching is substantially the same for the overhangs 15 and 16 of the interconnection 7 comprised of a polycrystalline silicon film on the gate oxide film 4 and the field oxide film 2. However, regarding the direction of depth, at a portion of the gate oxide film 4, since the silicon substrate 1 serves as a stopper against etching, etching does not proceed beyond the thickness y of the gate oxide film; whereas, the field oxide film 2 is thicker than the gate oxide film so that it is etched until x has been

reached. The condition obtained by the subsequent thermal oxidation is illustrated in Fig. 2(b). At a portion of gate oxide film 4, growth takes place from both sides of the silicon substrate 1 and the interconnection 7 approximately at the same speed and an oxide film 4' of $Y/2$ or more grows so that the overhang 16 disappears. However, since the growing speed of an oxide film 2' which is formed on the field oxide film 2 is slower, the overhang 16' still remains, and there is formed a step t which is larger than the step above the gate oxide film 2. Moreover, even after the formation of a silicon dioxide film according to a CVD method, this step is not reduced. If a thick metal conductive layer 14 of aluminum or the like is formed with the overhang 16' present according to a vapor deposition or the like, the etching solution will penetrate into the overhang portion, so that etching of the metal layer 14 takes place from the side of overhang 16'. As a result, there arises a disadvantage of narrowing of a pattern or production of disconnection at portion 17 as shown in Fig. 3.

Under the circumstances, in accordance with the present invention, focusing on the drawbacks of the prior art, there is provided a method for manufacturing a semiconductor device which includes forming an insulating film having an etching speed smaller than that of a silicon dioxide film against a buffered fluoric acid solution between a field oxide film and a

polycrystalline silicon film, so that the field oxide film is not etched during etching of the gate oxide film and devices are not adversely affected.

Hereinbelow, an embodiment of the present invention will be described with reference to Fig. 4.

In the first place, on a semiconductor substrate 21 of one conductivity type, e.g., P type, is uniformly formed a silicon dioxide film 22, for example, to 6,000 Å according to a thermal oxidation method, and then an insulating material layer 23 having an etching speed smaller than that of a silicon dioxide film against a buffered fluoric acid solution, e.g., a silicon nitride film, is formed to the thickness of 500 Å according to a CVD method to thereby define a double layer (a). After forming a predetermined pattern using a photoresist film, etching is carried out at 80 °C using an etching solution which etches the silicon dioxide film and the silicon nitride film at the same etching speed, such as a solution containing fluoric acid and water at the weight ratio of 0.5 : 1. Since the etching speed is the same, even if this double layer is etched at the same time, no overhang of silicon nitride film 23 is formed (b).

Then, on the substrate 24, which has been exposed as a result of the above-mentioned etching, is formed a gate oxide film 25 to 1,000 Å (c), and then an electrically conductive film 26, such as a polycrystalline silicon film, is uniformly formed

to 4,000 Å across the entire surface (d). Thereafter, the polycrystalline silicon film 26 is formed into a predetermined pattern according to a common photoetching technique to thereby define a gate electrode 27 and other interconnection 28 (e). Then, using the electrode 27 and the interconnection 28 comprised of a polycrystalline silicon film as a mask, the gate oxide film 25 is etched by a buffered fluoric acid solution. In this instance, as different from the method of Fig. 1, since the silicon nitride film 23 is formed on the field oxide film 22, the silicon nitride film 23 is hardly etched by the buffered fluoric acid solution. Therefore, a step 29 of the polycrystalline silicon film 23 above the field oxide film 22 remains virtually unchanged at approximately 4,000 Å even after the exposure of the substrate 21 by etching the gate oxide film 25 so that no overhang is produced. Then, at an exposed portion of the substrate, an impurity layer opposite in conductivity type to the substrate is formed to thereby form source and drain regions 30 and 31, respectively (f).

Thereafter, a silicon dioxide film 32 is formed to 3,000 Å across the entire surface uniformly according to a thermal oxidation method or CVD method, and then a hole for use in an electrode contact is selectively formed, followed by a step of vapor depositing a metal, such as aluminum, to thereby form source, gate and drain interconnections 32, 33 and 34.

respectively, and other metal interconnection 39, so that there is formed an MOS type semiconductor device shown in (g).

As described above, according to a manufacturing method of the present invention, since no undercut is produced at an edge portion of a polycrystalline silicon film on a field oxide film, a thermal oxide film subsequent to the formation of an impurity layer can be thin, and no disconnection is produced even if the thickness of a metal interconnection is larger than the thickness of a polycrystalline silicon film. In addition, since no silicon nitride film is formed on the gate oxide film, no problems associated with a composite insulating film gate are produced. Besides, as compared with the prior art process, the number of photoetching steps is not increased, and an implementation can be carried out easily using the same mask, so that the industrial value of the present invention is very high.

4. Brief Description of the Invention

Figs. 1(a)-(g) are cross sectional views for explaining a prior art process for manufacturing an MOS transistor;

Fig. 2(a) is a cross sectional view showing the main portion of a step of Fig. 1(b) on an enlarged scale;

Fig. 2(b) is a cross sectional view showing the condition after forming an oxide film in Fig. 2(a);

Fig. 3 is a cross sectional view showing the main portion of

Fig. 1(g) on an enlarged scale; and

Figs. 4(a)-(g) are cross sectional views of a method for manufacturing an MOS type semiconductor device according to an embodiment of the present invention.

21: P type semiconductor substrate

22: Silicon dioxide film

23: Silicon nitride film

25: Gate oxide film

26: Polycrystalline silicon film

27, 28: Gate electrode & interconnection

30, 31: Source and drain regions

32: Silicon dioxide film

32, 33, 34: Source, gate and drain interconnections

35: Metal interconnection